[TriEmbed] Learning about FPGA's and RISC-V

[Kevin Schilf]

Hi TriEmbed,
This may be an interesting seminar in CA next week.  I plan to attend "Virtually."  It is $99 or free with academic credentials.
RISC-V is an open source ISA (Instruction Set Architecture) RISC processor.  It can be implemented as a standalone ASIC, but it also lends itself to FPGA implementation as a soft core.  Since it is open source it has appeal to chip vendors as a way to avoid the license fees of the dominant player in this category, ARM.

Kevin
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.triembed.org/pipermail/triembed_triembed.org/attachments/20211203/2cb5fd0e/attachment.htm>